Verilog-FIR
Verilog-FIR copied to clipboard
Can not run the simulations
hello, while trying to simulate the code on Xilinx Vivado, I'm getting no output at the o_fir_data_tb pin, and the input is latched to 16'h7FFF, please help me out here :)