multiple files in one apio project

[bendelathouwer]

Quick quistion, is it possible (in a multiple verilog source prodject) to verify and simulate one specific source file? So for example when you have a clock devider and a shift register, is it posible to verify and simulate for example the clock divider alone?

Thanks for the help and with kind regards, Ben