CMSIS_5
CMSIS_5 copied to clipboard
Core-A: modifications for representation interrupt mode model on Rene…
Core-A: modifications for representation interrupt mode model on Renesas Cortex-A9 RZA1x CPUs
All commits from previously opened pull request
Merged with some fix-up in c1dbf04. Please crosscheck, thanks.
Can one of the admins verify this patch?