netlist-parser topic

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

byuccl

A MATLAB project that uses modified nodal analysis to calculate the node voltages of any analog circuit.

arasgungore

A standalone structural (gate-level) verilog parser

najaeda