Feature request: Syntax Highlighting for Verilog HDL (.v, .vh), SystemVerilog (.sv, .svh) and VHDL (.vhd)

[brooke-yucx]

These are the most useful languages for hardware designers. Really appreciate it if they could be added!