PaperNotes icon indicating copy to clipboard operation
PaperNotes copied to clipboard

记录阅读各类paper的想法笔记(关注体系结构,机器学习系统,深度学习,计算机视觉)

Results 26 PaperNotes issues
Sort by recently updated
recently updated
newest added

[FireSim PAPER](https://sagark.org/assets/pubs/firesim-isca2018.pdf) https://github.com/firesim/firesim

未读
加速器设计
重要
加速器仿真框架与工具
FireSim

[Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim EMC2’19](https://www.emc2-workshop.com/assets/docs/hpca-19/paper3.pdf) > Integrating Verilog designs into FireSim

未读
加速器设计
加速器仿真框架与工具
FireSim
NVDLA
risc-v
rocketchip

[PyMTLv3:Mamba: Closing the Performance Gap in Productive Hardware Development Frameworks (DAC)](http://www.csl.cornell.edu/~cbatten/pdfs/jiang-mamba-dac2018.pdf)

未读
加速器设计
加速器仿真框架与工具

[Co-Designing Accelerators and SoC Interfaces using gem5-Aladdin(MICRO2016](https://ysshao.github.io/assets/papers/shao2016-micro.pdf)

已读
加速器设计
加速器仿真框架与工具

[Scalable LLVM-Based Accelerator Modeling in gem5](https://ieeexplore.ieee.org/abstract/document/8621036) 发表在IEEE Computer Architecture Letters中,这在CECA中是A类, 没有纳入CCF中 这是篇关于 LLVM-BASEDDATA-PATHSIMULATION的论文

已读
加速器设计
LLVM
加速器仿真框架与工具

[GANAX: A UnifiedMIMD-SIMD Acceleration for Generative Adversarial Networks](https://arxiv.org/pdf/1806.01107.pdf)

在读
加速器设计
重要

[Cambricon: An Instruction Set Architecture for Neural Networks](https://pdfs.semanticscholar.org/09ba/89e7feb19e2a064236df08e1e01c6cf49309.pdf)

已读
加速器设计
神经网络
重要
有疑问

[ShiDianNao: Shifting vision processing closer to the sensor](https://lap.epfl.ch/wp-content/uploads/2018/05/DuJun15_ShiDianNaoShiftingVisionProcessingCloserToTheSensor_ISCA15.pdf) 这篇论文在创新方面比不上 Diannao , Cambricon等等, 但是相对于之前论文,**他在加速器设计细节上讲的非常详细!!**

已读
加速器设计
神经网络
重要

[Exploiting Locality in Graph Analytics through Hardware-Accelerated Traversal Scheduling](https://www.pdl.cmu.edu/PDL-FTP/associated/2018.hats.micro.pdf) ![Selection_047](https://user-images.githubusercontent.com/17881739/68011508-7d722b80-fcc2-11e9-8a09-38189a7fe539.png)

已读
加速器设计
图计算
有疑问

[An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware](https://cpb-us-w2.wpmucdn.com/sites.coecis.cornell.edu/dist/7/89/files/2016/08/parallelxl-micro2018-10bi0tp.pdf) ![Selection_046](https://user-images.githubusercontent.com/17881739/68011210-a940e180-fcc1-11e9-8f32-c0f2cec933bf.png)

已读
加速器设计
重要
数据并行
动态并行