Parser-Verilog
Parser-Verilog copied to clipboard
Published
20 hours ago •
OpenTimer
OpenTimer
Got syntax error on using '&' or '~'
trafficstars
module and_gate ( input a, input b, output out ); assign out = a & b;
endmodule
