Omit intermediate signal generation if signals are bound directly to module instance

[Jacajack]

Feature description

If an entire signal is bound directly to module instance interface, there's no need to create an additional intermediate signal.

In case of registers we want to have the additional signals accessible for debugging. Clock is the only exception. It would be nice if we didn't get an additional clk signal for each register.